

# Contents

|          |   |           |
|----------|---|-----------|
| <b>1</b> | <b>Introduction</b>                                 | <b>1</b>  |
| <b>2</b> | <b>Field Programmable Gate Array basics</b>         | <b>5</b>  |
| 2.1      | Generic structure . . . . .                         | 5         |
| 2.2      | Typical applications . . . . .                      | 10        |
| 2.3      | Existing designs . . . . .                          | 12        |
| 2.3.1    | Related academic research . . . . .                 | 12        |
| 2.3.2    | Commercial FPGAs . . . . .                          | 15        |
| 2.4      | New approach in this thesis . . . . .               | 21        |
| <b>3</b> | <b>Aspects of low power applications</b>            | <b>23</b> |
| 3.1      | Motivation . . . . .                                | 23        |
| 3.2      | Static power dissipation . . . . .                  | 28        |
| 3.3      | Dynamic power dissipation . . . . .                 | 30        |
| 3.4      | Leakage current suppression . . . . .               | 31        |
| <b>4</b> | <b>Cryptography and its application</b>             | <b>35</b> |
| 4.1      | Basic principles . . . . .                          | 35        |
| 4.2      | Side channel attacks . . . . .                      | 35        |
| 4.3      | Power Analysis . . . . .                            | 36        |
| 4.3.1    | Simple Power Analysis . . . . .                     | 36        |
| 4.3.2    | Differential Power Analysis . . . . .               | 37        |
| 4.4      | Countermeasures . . . . .                           | 38        |
| <b>5</b> | <b>Low-power configuration random access memory</b> | <b>41</b> |
| 5.1      | Existing designs . . . . .                          | 41        |
| 5.2      | New low-power approach: LP 4T SRAM Cell . . . . .   | 61        |
| 5.2.1    | Dual threshold CMOS . . . . .                       | 62        |
| 5.2.2    | Transistor stacking . . . . .                       | 63        |
| 5.2.3    | Dynamic voltage scaling . . . . .                   | 67        |
| 5.3      | Timing considerations . . . . .                     | 72        |
| 5.4      | Conclusion . . . . .                                | 74        |
| <b>6</b> | <b>Low-power data flip-flop</b>                     | <b>77</b> |
| 6.1      | Basic considerations . . . . .                      | 77        |
| 6.2      | Selected legacy designs . . . . .                   | 79        |
| 6.3      | New power saving modifications . . . . .            | 89        |
| 6.3.1    | Dual threshold CMOS . . . . .                       | 93        |
| 6.3.2    | Multi-oxide technology . . . . .                    | 93        |

|          |  |            |
|----------|--|------------|
| 6.3.3    | Clk- and power-gating . . . . .  | 93         |
| 6.3.4    | Stacking . . . . .   | 94         |
| 6.4      | Simulation results . . . . .   | 94         |
| 6.5      | Conclusion . . . . .   | 102        |
| <b>7</b> | <b>Low power tristate buffer</b>   | <b>105</b> |
| 7.1      | Basic considerations . . . . .   | 105        |
| 7.2      | Legacy design . . . . .  | 108        |
| 7.3      | New low-power approaches . . . . .   | 114        |
| 7.3.1    | Power gating . . . . .   | 114        |
| 7.3.2    | Leakage current reduction . . . . .  | 114        |
| 7.3.3    | Subthreshold current reduction . . . . .                                     | 116        |
| 7.3.4    | Multi supply voltage . . . . .   | 117        |
| 7.4      | Low-power tristate buffer . . . . .  | 117        |
| 7.5      | Simulation results . . . . .   | 137        |
| 7.6      | Conclusion . . . . .   | 138        |
| <b>8</b> | <b>Partial component integration</b>   | <b>141</b> |
| 8.1      | LUT design . . . . .   | 142        |
| 8.2      | SLICE design . . . . .   | 157        |
| 8.3      | GPIO design . . . . .  | 161        |
| 8.4      | Conclusion . . . . .   | 164        |
| <b>9</b> | <b>Summary / Outlook</b>   | <b>167</b> |
| 9.1      | Summary . . . . .  | 167        |
| 9.2      | Outlook . . . . .  | 168        |
| <b>A</b> | <b>CRAM - Additional Figures and Simulation Results</b>                      | <b>171</b> |
| <b>B</b> | <b>D-FF - Additional Figures and Simulation Results</b>                      | <b>175</b> |
| <b>C</b> | <b>Tristate Buffers - Additional Simulation Results</b>                      | <b>181</b> |
| <b>D</b> | <b>Partial SLICE Integration - Additional Figures and Simulation Results</b> | <b>189</b> |
|          | List of figures  | 191        |
|          | Bibliography   | 197        |